to reduce clock cycles, we split of the mem stage into two stages. please find all hazards in this 6‐stage pipeline for the same instruction sequence with and without forwarding.